¦!X;ž7Signetics PLD Library - V2.20C12859&PHD16N8High-Speed Decoder LogicPHD16N8_FAMILY PHD16N8_ARRAY 00C 23084&PHD48N22High-Speed Decoder LogicPHD48N22_FAMILY_DIRECPHD48N22_ARRAY_DIREC 00C D13084&PHD48N22*68 Pin PLCC To 40 Pin DIP Adaptor RequiredPHD48N22_FAMILYPHD48N22_ARRAY 00C (12699&PLC415"Field Programmable Logic Sequencer PLC415_FMY PLC415_ARRAY 00C 12700& PLC42VA12"Field Programmable Logic Sequencer PLC_24_PINPLC42VA12_ARRAY 00C 11257&PLC153Field Programmable Logic Array SIG_PLC_20 PLC153_ARRAY 00C 11259&PLC473Field Programmable Logic Array SIG_PLC_24 SIG_PLC473_ARRAY 00C Ä(>f|¤ŗāų 6^tœ²Śš.Vl”ŖŅč&NdŒ¢ŹąF\„šĀŲ>T|’ŗŪ Ęź’’’pŌ’’’H¾’’’ Ø’’’ų’’’’Š|’’’Øf’’’€P’’’X:’’’0$’’’’’’ąųž’’øāž’’Ģž’’h¶ž’’@ ž’’Šž’’štž’’Č^ž’’ Hž’’x2ž’’Pž’’(ž’’ Ä(Px Čš@høą0X€ØŠų Hp˜ĄÖģ.DZp†œ²ČŽō  6LbxޤŗŪ Ä,BXn„š°ĘÜņ4J`vŒ¢øĪäśhü’’ü’’øü’’ąü’’ż’’0ż’’Xż’’€ż’’Øż’’Šż’’ųż’’ ž’’Hž’’pž’’˜ž’’Ąž’’čž’’’’’8’’’`’’’ˆ’’’°’’’Ų’’’12120&PLC16V8-CMOS And-Or Gate Array with Output Macrocells SIG_PLC16V8 PLC16V8_ARRAY 00C 12121&PLC20V8-CMOS And-Or Gate Array with Output Macrocells SIG_PLC20V8 PLC20V8_ARRAY 00C 12697&PLC18V8Z-CMOS And-Or Gate Array with Output Macrocells SIG_PLC18V8€ PLC18V8_ARRAY 00C 12170& PLHS16L8AAnd-Or Gate ArrayPLHS_20_FAMILYPLHS16L8_ARRAY 00C 12523& PLHS16L8BAnd-Or Gate ArrayPLHS_20_FAMILYPLHS16L8_ARRAY 00C 12172& PLHS18P8A,And-Or Gate Array with Prog. Output PolarityPLHS_20_FAMILYPLHS18P8_ARRAY 00C 11262& PLHS18P8B,And-Or Gate Array with Prog. Output PolarityPLHS_20_FAMILYPLHS18P8_ARRAY 00C 11260&PLHS153Field Programmable Logic ArrayPLHS153_FAMILYH PLHS153_ARRAY 00C 11264&PLHS473Field Programmable Logic ArrayPLHS473_FAMILYH PLHS473_ARRAY 00C 21265&PLHS501)Field Prog MACRO Logic(Turbo card is req)DIRECT_PLHS501_FAMILYDDIRECT_PLHS501_ARRAY 11D 421266&PLHS501Field Programmable MACRO LogicPLHS501_NO_TUR_FAMILYDDIRECT_PLHS501_ARRAY 11D 411265&PLHS501*52 Pin PLCC To 40 Pin DIP Adaptor RequiredPLHS501_FAMILYD PLHS501_ARRAY 00C (22428&PLHS502Field Programmable MACRO LogicDIRECT_PLHS502_FAMILYDDIRECT_PLHS502_ARRAY 11D D12428&PLHS502*68 Pin PLCC To 40 Pin DIP Adaptor RequiredP52_FAMD PLHS502_ARRAY 01C (10000&PLS100Programmable Logic ArraySIG_28_PIN_PLS3IFL_PLS100_ARRAY 00C 10001&PLS101Programmable Logic ArraySIG_28_PIN_PLS3IFL_PLS100_ARRAY 00C 10730&PLS103Programmable Gate ArraySIG_28_PIN_FPGA IFL_PLS103_ARRAY 00C H !ABbcƒ„¤„ÅĘęē( H’’’’ąž’’’Ąż’’’ ü’’’€ū’’’`ś’’’@ł’’’ ų’’’ H @`€ Ąą !"#$%&'( H’’’ ’’’@’’’`’’’€’’’ ’’’Ą’’’ą’’’11269&PLS105"Field Programmable Logic SequencerSIG_28_PIN_FPLS €IFL_PLS105_ARRAY 00C u  u 11270&PLS105A"Field Programmable Logic SequencerSIG_28_PIN_FPLS €IFL_PLS105_ARRAY 00C u  u 10002&PLS151Field Programmable Gate ArraySIG_20_PIN_FPLSIFL_PLS151_ARRAY 00C 10003&PLS152Field Programmable Logic ArraySIG_20_PIN_FPLSIFL_PLS153_ARRAY 00C 10004&PLS153Field Programmable Logic ArraySIG_20_PIN_FPLSIFL_PLS153_ARRAY 00C 10005&PLS153AField Programmable Logic ArraySIG_20_PIN_FPLS€IFL_PLS153_ARRAY 00C 10006&PLS155"Field Programmable Logic SequencerSIG_20_PIN_FPLS_14_5V€IFL_PLS155_ARRAY 00C 10007&PLS157"Field Programmable Logic SequencerSIG_20_PIN_FPLS_14_5V€IFL_PLS157_ARRAY 00C 10008&PLS159"Field Programmable Logic SequencerSIG_20_PIN_FPLS_14_5V€IFL_PLS159_ARRAY 00C 12169&PLS159A"Field Programmable Logic SequencerSIG_20_PIN_FPLS€IFL_PLS159_ARRAY 00C 11275&PLS161Field Programmable Logic ArraySIG_24_PIN_PLS3IFL_PLS161_ARRAY 00C 11276&PLS162"Field Programmable Address DecoderSIG_24_PIN_FPGAIFL_PLS162_ARRAY 00C 10009&PLS163"Field Programmable Address DecoderSIG_24_PIN_FPGAIFL_PLS163_ARRAY 00C 11278&PLS167"Field Programmable Logic SequencerSIG_24_PIN_FPLS €IFL_PLS167_ARRAY 00C į  į 11279&PLS167A"Field Programmable Logic SequencerSIG_24_PIN_FPLS €IFL_PLS167_ARRAY 00C į  į 11280&PLS168"Field Programmable Logic SequencerSIG_24_PIN_FPLS €IFL_PLS168_ARRAY 00C u  u 11281&PLS168A"Field Programmable Logic SequencerSIG_24_PIN_FPLS €IFL_PLS168_ARRAY 00C u  u 10010&PLS173Field Programmable Logic ArraySIG_24_PIN_FPLS€IFL_PLS173_ARRAY 00C 11282&PLS179"Field Programmable Logic SequencerSIG_24_PIN_FPLS€IFL_PLS179_ARRAY 00C 12430& PLUS16L8D/-7And-Or Gate ArrayPLUS16L8_FAMILYPLUS16L8_ARRAY 00C 12431& PLUS16R8D/-7Registered And-Or Gate ArrayPLUS16L8_FAMILYPLUS16L8_ARRAY 00C 12432& PLUS16R6D/-7Registered And-Or Gate ArrayPLUS16L8_FAMILYPLUS16L8_ARRAY 00C 12433& PLUS16R4D/-7Registered And-Or Gate ArrayPLUS16L8_FAMILYPLUS16L8_ARRAY 00C 12434& PLUS20L8D/-7And-Or Gate ArrayPLUS20L8_FAMILYPLUS20L8_ARRAY 00C 12435& PLUS20R8D/-7Registered And-Or Gate ArrayPLUS20L8_FAMILYPLUS20L8_ARRAY 00C 12436& PLUS20R6D/-7Registered And-Or Gate ArrayPLUS20L8_FAMILYPLUS20L8_ARRAY 00C 12437& PLUS20R4D/-7Registered And-Or Gate ArrayPLUS20L8_FAMILYPLUS20L8_ARRAY 00C 12429&PLUS105,Field Prog Logic Seque (Turbo Interface Req)SIG_PLUS_28_PIN_105€SIG_PLUS105_ARRAY 00C 13430&PLUS105-Field Proge Logic Seque (Stand Interface Req)SIG_PLUS_28_PIN_105_STAND€SIG_PLUS105_ARRAY 00C 13431& PLUS105/PLCCU-Field Proge Logic Seque (Stand Interface Req)SIG_PLUS_28_PIN_105_STAND€SIG_PLUS105_ARRAY 00X 12168& PLUS153B/DField Programmable Logic ArraySIG_PLUS_20_PINSIG_PLUS153_ARRAY 00C 12167& PLUS173B/DField Programmable Logic ArraySIG_PLUS_24_PINSIG_PLUS173_ARRAY 00C 12324&PLUS405"Field Programmable Logic SequencerSIG_PLUS_28_PIN€SIG_PLUS405_ARRAY 00C 12857&10H20EV8ECL Programmable Array Logic SIG_ECL_2410H20EV8_ARRAY 00C 12858&10020EV8ECL Programmable Array Logic SIG_ECL_2410H20EV8_ARRAY 00C 14005&PL22V10-CMOS And-Or Gate Array with Output Macrocells PEEL_22CV10APEEL_22CV10_ARRAY 00C SIG_20_PIN_FPLS_14_5V SIGNETICSPLSWAVE1z Ŗ     %’* SIG_20_PIN_FPLS SIGNETICSPLSWAVE1z å     %’* SIG_24_PIN_FPLS SIGNETICSplsWAVE1z å č     %’* SIG_28_PIN_FPLS SIGNETICSPLSWAVE1z å č   %’* SIG_24_PIN_FPGA SIGNETICSPLS2WAVE1ōč Ö \  2   % SIG_28_PIN_FPGA SIGNETICSPLS2WAVE1ōč Ö \  2 %  SIG_24_PIN_PLS3 SIGNETICSPLS3WAVE1žč Ö R  2   % $–SIG_28_PIN_PLS3 SIGNETICSPLS3WAVE1žč Ö R  2 % $– SIG_PLUS_20_PINSIGPLUSWAVE1ō˜ Ŗ    d ˜Ŗ*E2 %’ SIG_PLUS_24_PINSIGPLUSWAVE1ō˜ Ŗ    d ˜Ŗ*E2 %’ PLUS20L8_FAMILY SIGNETICSPLUSWAVE1ō˜ Ü    d  ˜Ü*’H %’ PLUS16L8_FAMILY SIGNETICSPLUSWAVE1ō˜ Ü    d ˜Ü*’H %’ SIG_PLUS_28_PINSIGPLUSWAVE1ō¢ “    d ¢“*4G$č%’  SIG_PLC_20 SIGNETICSPLC_153Ūb ā ō ō 2 „    bā* SIG_PLC_24 SIGNETICSSIG_PLCĢā ā Ģ b – *    SIG_PLC16V8 SIGNETICSPLCXXV8ž    Ģ 2    ž   SIG_PLC20V8 SIGNETICSPLCXXV8ž    Ģ 2   ž   SIG_PLC18V8 SIGNETICSPLC18V8ž °   Ģ 2    ž  PLHS153_FAMILY SIGNETICSSIG_PLHSWAVE1ō„ Š    d  „Š   *æ½PLHS473_FAMILY SIGNETICSSIG_PLHSWAVE1ō„ Š    d  „Š  *?PLHS501_FAMILY SIGNETICSSIG_501ōk l    (('  !"#$%&'(kl*’( (P52_FAM SIGNETICSSIG_502ōk 4 < ((k4*’’( (SIG_PLUS_28_PIN_105SIGPLUSWAVE1ō¢ “    d ¢“  *44$č%’  SIG_PLUS_28_PIN_105_STANDSIGPLUS_NTRWAVE1ō¢ “    d ¢“  *44$č%’  PHD16N8_FAMILY SIGNETICSPLUSWAVE1ō˜ Ü    d ˜Ü*’ %’ PHD48N22_FAMILY_DIREC SIGNETICSPHD68_DWAVE1ōk Ć  k  dD&7!*)('$#"%.7&kĆ*eP 01B 1 B0&7%’. ,-./0123456789:;<=>?@ABCD+,-PHD48N22_FAMILY SIGNETICSPHD68WAVE1ōk Ć  k  d(*$ !"&'(# kĆ*eP )  )*%’   !"#$%&'(+ō,--ō PLC_24_PINSIGPLCž  Ģ (    ō   PLC415_FMYSIGPLC415ž  Ģ (    ō  SIG_ECL_24 SIGNETICSSIG_ECL( 4 ’ ’    ’$,ī DIRECT_PLHS501_FAMILY SIGNETICSDIR501WAVE2ō„ Š  d4.4  !#$%&'()*+,-/01234."„Š*’"." (PLHS501_NO_TUR_FAMILY SIGNETICSsig_501ō„ Š  d4.4  !#$%&'()*+,-/01234."„Š*’"." (DIRECT_PLHS502_FAMILY SIGNETICSDIR501WAVE2ō„ Š  dD%67D  "#$&'()*,-./034589:;=>?@ABD%67 !+12  | @A! #"%$'&)(+*-,BCDEFG/.OuqrstPQRSTUVWXYZ[\]^_ ! Control Terms0€Ąš    ./0+%&#!$")  R @A! #"%$'&)(+*-,BCDEFG/.OComp Bit/Flip-flop Control0ąZ 2   '2  d @A! #"%$'&)(+*-,BCDEFG/.Ou`abcdefgXor3 (Output Polarity)0ąŒ    3  "Xor2, Xor1, Xor0 (Output Polarity)0ą    -  }zxOE0ą    )*(,  w Test FusesšŒ” |   2 >  | @A! #"%$'&)(+*-,BCDEFG/.OuqrstPQRSTUVWXYZ[\]^_IFL_PLS162_ARRAYAnd@    !# Output Polarity`   IFL_PLS103_ARRAYAnd@     !#  Output Polarity`    IFL_PLS163_ARRAY And Array@Ų   ! #  Output_polarity`Ų   IFL_PLS161_ARRAYAnd-Orą  0  ! # Output Polarity`  IFL_PLS100_ARRAY And-Or Arrayą€  0(    ! # Output Polarity`€  SIG_PLUS153_ARRAY And Array/Or Array (Logic Terms)Ą    .  \ "# !  123456789:   !And Array (Control Terms)0Ąh    $%&'()*+,-$  H "# !  EXOR Array (Output Polarity)0ą(   10   DCBA@SIG_PLUS173_ARRAY And Array/Or Array (Logic Terms)Ą    6  l "#&'*+()$% !  123456789:   !And Array (Control Terms)0Ąø    $%&'()*+,-,  X "#&'*+()$% !  EXOR Array (Output Polarity)0ąx   10   DCBA@PLUS20L8_ARRAYAnd/Or Array (Logic Terms)  @ (     !# Test Fuses°     @ABCDEFG  ())’*’PLUS16L8_ARRAYAnd/Or Array (Logic Terms)  @       !#SIG_PLUS405_ARRAY And Array/Or Array (Logic Terms)„  @  T Ø/.+*'&   %$)(,- !"#10BC@ADEHILMRSNOJKFGPQZ[^_`a\]XYVWTU ! Clock Pin Select0ą    E bINIT/OE Select0ą    H dBR0-BR3 Preset/Reset Options0ą    F €‚ƒ„…†‡BR4-BR7 Preset/Reset Options0ą     D vwturspqFF0-FF3 Preset/Reset Options0ą    F ˆ‰Š‹ŒŽFF4-FF7 Preset/Reset Options0ą    D ~|}z{xy Test Fusesšč"ˆ    @ABC" DBC@ADEHILMRSNOJKFGPQZ[^_`a\]XYVWTU PLC153_ARRAYAnd-Or0„Ą   €     !".\#"!      !#  OE Control0„Ąh    $\#"!     Output Polarity0Ą(    Test Fusespˆ2(  #    SIG_PLC473_ARRAYAnd Array (Logic Terms)0Ą  ( P  !"#$%&' ! Or Array (Logic Terms)0Ą   8 EXOR Array (Output Polarity)0Š    PLC16V8_ARRAY And-Or Array    $   $  H   ! #"   ! Polarity   -Arch(   -Config8   - Test ColumnD 9   $H    !"#+’,’-’ Test Col-C/SD™  $H    !"#+€,€-€Test RowD ½   $   -+’,’-’ Test Row-SD    0   /+’,’-’ PLC20V8_ARRAY And-Or Array`   $   ,X   ! #"%$'&)(+*   !Polarity`   -Archh   -Configx   - Test ColumnD y     ,X    !"#$%&'()*++’,’-’ Test Col-C/SD™,  ,X    !"#$%&'()*++€,€-€Test RowD ÅH   $   -+’,’-’ Test Row-SD  `   0   /+’,’-’ PLC18V8_ARRAY And-Or Array    $   $  H   ! #"    ! # $ Polarity   -# Arch(   -# Config8   -#  Sync. Preset9 $  $H   ! #"#   Async. Reset] $  $H   ! #"# PLHS153_ARRAY And Array/Or Array (Logic Terms)Ą    .  \ "$&(*,.PRQS-/)+%'!#`abcdefghi€P   !# .And Array (Control Terms)0Ąh     !"#$%&'()$  H "$&(*,.PRQS-/)+%'!#.EXOR Array (Output Polarity) (     žżüų}|{zyx. PLHS473_ARRAYAnd/Or Array (Logic Terms)Š   >  |PRTVXZ\^prtvuwqs]_Y[UWQS! #"%$'&a`cbedgfih)(+*  !# .EXOR Array (Output Polarity) Š    ˜˜œœœ. PLHS501_ARRAYAnd/Or0† =  t (€€€€€€€€€€€€€€€€€€€€€€čOPQR$%&'()*+:=>?;@ABDCEFHIGJKLNM,.-/01356789  !"#STUVWXYZ[\]^_`abcdefghijklmnopqrstuvˆ    !"#$%&'()*+,-./67452301>?<=:;89@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…†‡& !# I/O Arch0„ =   wxyz  ŸTestņŒ¤=   24<  ˜™š›œž(ą)ą* PLHS502_ARRAYQout0„        4Š‹ŒŽ‘’“”•–—˜™†‡ˆ‰012345&" !# And/Or0†Z    (€€€€€€€€€€€€€€€€€€€  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[]^acdefhijklmnopqrstuvwxyz{|}~€‚ƒ„…‡†‰ˆ‹ŠŒŽ‘“’•”—–™˜›šœŸž” £¢¤„§   @ >?@ABCDE !"#$%&'()*+,-./6789:;<=’¢“£”¤•„–¦—§˜Ø™©Šš‹›ŒœŽžŸ ‘”FGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…Xorpol0„ [   Ø©Ŗ«¬­®Æ  °Test1ņŒØ[    \_g`b   Ŗ«¬­®ÆTest2ņŒĘ[      012345†‡ˆ‰(Ą)Ą*žSIG_PLUS105_ARRAY And Array/Or Array (Logic Terms)„ą  0  J ”/.+*'&   %$)(,- !"#1B@ADEHILMRSNOPQZ[^_`a\]XYVWTU ! INIT/OE Select0ąą     5 d Test Fusesščį ˆ    0123 :B@ADEHILMRSNOPQZ[^_`a\]XYVWTU PHD16N8_ARRAYAnd/Or Array (Logic Terms)„        !#PHD48N22_ARRAY_DIRECAnd/Or Array (Logic Terms)0„`  I’  !"#$%'()*+,./0123456789:;<=>?@ABCDEFGHIJK !`ĄA@ED=<IH98ML54QP10UT-,YX)(]\%$^_! Z[VWRSNOJK FG BC>?:;6723 ./*+&'"# *)('$#"%.!*)('$#"! #+,-/2345689:;<=>?@ACDPHD48N22_ARRAYAnd/Or Array (Logic Terms)0„`  I’  !"#$%'()*+,./0123456789:;<=>?@ABCDEFGHIJK  !"&'`ĄA@ED=<IH98ML54QP10UT-,YX)(]\%$^_! Z[VWRSNOJK FG BC>?:;6723 ./*+&'"# ($$#  !"&'(PLC42VA12_ARRAY And Array/Or Array (Logic Terms)€€  @Ā4567<=>? %&',-./4567<=>? %&',-./4567() !  () !" ! () !*()b   ~8<:97;560421/3-.=>(, )*+'&%$ !"#?ƒ‚€üżž’ūśłųōõö÷óņńšģķīļėźéčäåęēćāįąÜŻŽßŪŚŁŲŌÕÖ×ÓŅŃŠĢĶĪĻĖŹÉČÄÅĘĒ ! #And Array (MC Config. Terms)ą€i  )R>? /.'%,&,567<-%&'-./4<A‚   ~8<:97;560421/3-.=>(, )*+'&%$ !"#?Flip-Flop Controląé"   *" *" *"ĆOutput Polarity Bitsąō"    ;3$+##|Configuration Bitsą#  (+3;$$+ ;3## |OE Control Bitsą#   ;$ 3+ |Test Fuses And/Or ArrayĄˆ"#&  H?>=() !  () !" ! () !*()bˆ   ~8<:97;560421/3-.=>(, )*+'&%$ !"#?ĄĮĀTest Fuses (MC Config. Terms)ĄčH$‚  =A‚   ~8<:97;560421/3-.=>(, )*+'&%$ !"#? PLC415_ARRAY And Array/Or Array (Logic Terms)€€  @Ä Vh3210/.-,+*)('&%$#"!   !# Product Terms 64 - 67ą€Š  4h3210/.-,+*)('&%$#"!  Configuration BitsąP'  N 'Nzzzzzzzz{{{{{{{{zzzzzzzz{{{{{{{{{{{zzzz10H20EV8_ARRAYAnd-Or†  Z(! #$ Architecture Fusesā  DIRECT_PLHS501_ARRAYAnd/Or0† =  t )*+,-/04€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€€čOPQR$%&'()*+:=>?;@ABDCEFHIGJKLNM,.-/01356789  !"#STUVWXYZ[\]^_`abcdefghijklmnopqrstuvˆ 4  !"#$%&'()*+,-./67452301>?<=:;89@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…†‡ !14)*+,-/0!)*+,-/0#4I/O Arch0„ =   )*+,-/0wxyz 4ŸTestņŒ¤=   24<  ˜™š›œž(ą)ą*DIRECT_PLHS502_ARRAYQout0„    589:;=>A   D4Š‹ŒŽ‘’“”•–—˜™†‡ˆ‰012345 *@BD589:;=>A!589:;=>A#DAnd/Or0„Z    589:;=>A  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[]^acdefhijklmnopqrstuvwxyz{|}~€‚ƒ„…‡†‰ˆ‹ŠŒŽ‘“’•”—–™˜›šœŸž” £¢¤„§  D@ >?@ABCDE !"#$%&'()*+,-./6789:;<=’¢“£”¤•„–¦—§˜Ø™©Šš‹›ŒœŽžŸ ‘”FGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€‚ƒ„…Xorpol0„ [   589:;=>AØ©Ŗ«¬­®Æ D°PLHS16L8_ARRAYAnd/Or Array (Logic Terms)0„  @ €?@ABCDEF6789:;<=-./01234$%&'()*+ !"    @!     %?-.PLHS18P8_ARRAYAnd-Or0„  H ?@ABCDEFG6789:;<=>-./012345$%&'()*+, !"# $  H!    #" %?,.Output Polarity Fuses0„    ONMLKJIH  %.’PEEL_22CV10_ARRAYAnd-Or€°  „,! #MacroCell Bits ą°  ,