   ū7AMD/MMI PLD Library #2 [CMOS Devices] - V2.20C12486& PALC16L8ZCMOS And-Or-Invert Gate ArrayAMD_C16XXZ_FMY€AMD_C16XXZ_ARRAY 00C 12484& PALC16R8Z!CMOS Registered And-Or Gate ArrayAMD_C16XXZ_FMY€AMD_C16XXZ_ARRAY 00C 12488& PALC16R6Z!CMOS Registered And-Or Gate ArrayAMD_C16XXZ_FMY€AMD_C16XXZ_ARRAY 00C 12490& PALC16R4Z!CMOS Registered And-Or Gate ArrayAMD_C16XXZ_FMY€AMD_C16XXZ_ARRAY 00C 12103&C16L8QCMOS And-Or-Invert Gate Array MMI_CYP_20CYP_20_PIN_INVERT_ARRAY 00C 12104&C16R8Q!CMOS Registered And-Or Gate Array MMI_CYP_20CYP_20_PIN_INVERT_ARRAY 00C 12105&C16R6Q!CMOS Registered And-Or Gate Array MMI_CYP_20CYP_20_PIN_INVERT_ARRAY 00C 12106&C16R4Q!CMOS Registered And-Or Gate Array MMI_CYP_20CYP_20_PIN_INVERT_ARRAY 00C 12304& PALC18U8Q Universal PldMMI_Uā PAL18U8_ARRAY 00C H$DhˆŦĖđ4Tx˜ŧÜ € H Ü˙˙˙ā¸˙˙˙Ā”˙˙˙ p˙˙˙€L˙˙˙`(˙˙˙@˙˙˙ āū˙˙ H @`€ Āā $ H l  ´ Ø ü € H$Hl´Øü ÷˙˙ ø˙˙@ų˙˙`ú˙˙€û˙˙ ü˙˙Āũ˙˙āū˙˙10623&C20L8ZCMOS And-Or-Invert Gate Array ZPAL_24_PINSĀMMI_ZPAL24_ARRAY 00C 10624&C20R8Z!CMOS Registered And-Or Gate Array ZPAL_24_PINSĐMMI_ZPAL24_ARRAY 00C 10625&C20R6Z!CMOS Registered And-Or Gate Array ZPAL_24_PINSĐMMI_ZPAL24_ARRAY 00C 10626&C20R4Z!CMOS Registered And-Or Gate Array ZPAL_24_PINSĐMMI_ZPAL24_ARRAY 00C 11186& PALC22V10-CMOS And-Or Gate Array with Output Macrocells MMI_C22V100MMI_PAL22V10_ARRAY 00C `,X¸äœČØl˜X „ DpØ@ø$„°Ä `lt¨˙˙˙|˙˙˙\P˙˙˙L$˙˙˙ä øū˙˙$ Ėū˙˙d ū˙˙ütū˙˙ėHū˙˙4ū˙˙¨˙˙˙ ``(P  xˆ@ Ėø$P|¨Ô,Xl˜Ä `X„°Ü4`Œ¸äŒë˙˙ėė˙˙¤î˙˙´đ˙˙ķ˙˙Üõ˙˙œø˙˙û˙˙ũ˙˙Ėū˙˙X”é˙˙ė˙˙˙AMD_C16XXZ_FMYAMDAMD_CZ x x   –  č     bx2 MMI_CYP_20MMICYPRESSV ôF F ô ô –  č   ôFôMMI_UMMIMMDCU ôF F  & –  Č    ôFPÃ*    ZPAL_24_PINSMMIMMI_ZPALôx x X & d č  Xx2   MMI_C22V10MMICYPRESSV ôF F ô ô –  Č    ôFPÃAMD_C16XXZ_ARRAYAnd-Or        ! # .˙CYP_20_PIN_INVERT_ARRAYAnd-Or        ! # .˙ PAL18U8_ARRAYAnd-Or      $ ! # .˙ Output Enable       $€€€€€€€€€€€€€€€€€.˙A. Reset/S. Preset  H     $€€€€€€€€€€€€€€€€€+į.˙ Reg/Non Regh      €€€€€€€€€€€€.˙Polarityp      €€€€€€€€€€€€.˙OE Muxx      €€€€€€€€€€€€.˙MMI_ZPAL24_ARRAYAnd-Or    (    !#.˙MMI_PAL22V10_ARRAYAnd-Or       ,   ! # (˙??˙.˙Ā Output Enable ¸    , €€€€€€€€€€€€€€€€€€€€.˙Ā ArchitectureX     €€€€€€€€€€€€€€€€.˙ĀA. Reset/S. Preset lX    , €€€€€€€€€€€€€€+íĀ.˙Ā